Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
国产精品女同久久久久电影院|
97在线精品视频|
日韩人妻精品无码一区二区三区
|
国产在线精品一区二区在线观看|
亚洲午夜久久久精品影院|
久久亚洲精精品中文字幕|
四虎国产精品永久在线看|
日本精品久久久中文字幕|
精品久久久久久无码专区|
亚洲精品国产成人影院|
精品综合久久久久久88小说|
大胸国产精品视频|
精品9E精品视频在线观看|
中日韩产精品1卡二卡三卡|
国产在线观看高清精品|
欧美一区二区精品久久|
国产精品爱啪在线线免费观看|
国产精品视频二区不卡|
久热这里只有精品视频6|
亚洲精品无码永久在线观看你懂的|
久久久久久一区国产精品|
国产午夜精品理论片|
98香蕉草草视频在线精品看|
久久国产精品-国产精品|
99精品国产自在现线观看|
国内揄拍高清国内精品对白|
久久精品国产久精国产思思|
亚洲国产精品无码久久一区二区|
亚洲国产精品自产在线播放|
久久精品亚洲乱码伦伦中文|
精品国精品国产自在久国产应用男|
国产精品被窝福利一区|
国内精品免费视频精选在线观看|
成人国内精品久久久久影院|
99香蕉国产精品偷在线观看|
久久精品国产亚洲精品2020|
久久精品水蜜桃av综合天堂|
精品国产a∨无码一区二区三区|
国产精品无码成人午夜电影|
jizz国产精品网站|
国产香蕉精品视频在|
